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Abstract – The impact of hot-carrier injection (HCI) due to repetitive unclamped 
inductive switching (UIS) on the electrical performance of low voltage trench power 
nMOSFETs is assessed. Trench power nMOSFETs in TO-220 packages have been 
fabricated and subjected to over 100 million cycles of repetitive UIS with different 
avalanche currents (IAV) at a mounting base temperature (TMB) of 150 °C. Impact 
ionization during avalanche conduction in the channel causes hot-hole injection into the 
gate dielectric which results in a reduction of the threshold voltage (VGSTX) as the 
number of avalanche cycles (N) increase. The experimental data reveals a power law 
relationship between the change in threshold voltage (ΔVGSTX) and N. The results show 
that the power law pre-factor is directly proportional to the avalanche current. After 100 
million cycles, it was observed that the power law pre-factor increased by 30% when the 
IAV was increased from 160 A to 225 A thereby approximating a linear relationship. 
Stable subthreshold slope with avalanche cycling indicates that interface trap generation 
is not an active degradation mechanism. The impact of the cell pitch on avalanche 
ruggedness is also investigated by testing 2.5 µm and 4 µm cell pitch 30 V rated 
MOSFETs. Measurements showed that the power law pre-factor reduced by 40% when 
the cell pitch was reduced by 37.5%. The improved VGSTX stability with the smaller cell 
pitch MOSFETs is attributed to a lower avalanche current per unit cell resulting in less 
hot-hole injection and hence, smaller VGSTX shift. The 2.5 µm cell pitch MOSFETs also 
show 25% improved on-state resistance (RDSON), better RDSON stability and 20% less 
subthreshold slope compared to the 4 µm cell pitch MOSFETs however with 100% 
higher initial IDSS and less IDSS stability with avalanche cycling. These results are 
important for manufacturers of automotive MOSFETs where multiple avalanche 
occurrences over the lifetime of the MOSFET are expected. 
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I.  INTRODUCTION 
 MOSFETs in automotive systems can be subjected to events of unclamped inductive 
switching (UIS) over the lifetime of their application [1, 2]. UIS occurs when the MOSFET is 
connected to some kind of inductance (lumped element or parasitic) and there is a rapid 
change in current [2, 3]. Since the inductor is charged up (energy is stored in the magnetic 
fields of the inductor) when the current is flowing and the current in the inductor cannot 
change instantaneously, the inductor dissipates its stored energy into the MOSFET. If the 
inductive energy is sufficiently high, the MOSFET will be driven into avalanche with the 
source-drain voltage (VDS) rising to its breakdown value (BVDSS) and an avalanche current (IAV) 
will flow through the MOSFET [4-6]. The MOSFET therefore experiences thermal shock as 
power (IAV·BVDSS) is dissipated through it. The resulting rise in junction temperature (TJ) of the 
MOSFET will depend on the transient thermal impedance (ZTH) of the MOSFET as well as 
the magnitude of the inductance (L), the MOSFET’s BVDSS and the IAV [5]. An example of 
such an application is the anti-lock braking system which is comprised of a low-side power 
MOSFET switch that connects the brake pump to the battery and is switched by a pressure 
control system connected to the gate [7]. Every time the MOSFET is switched on and the 
brake pump is connected to the battery, energy is stored in the inductors of the brake pump. 
When the MOSFET is switched off, the energy in the brake pump is dissipated through the 
MOSFET by driving it into avalanche. In the operating life of the vehicle’s automotive 
system, this avalanche event can occur over 50 million times [7]. 
Two failure mechanisms have been identified in MOSFET failure under a single pulse 
of UIS [8]. The first failure mechanism is the activation of the parasitic bipolar in the 
MOSFET which results in localized thermal runaway and the thermal destruction of the 
device. For the parasitic bipolar to be activated, the conditions of forward biased emitter-base 
(source-body) and reverse biased base-collector (body-drain) junctions must be fulfilled. This 
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failure mechanism is associated with avalanche pulses with high current densities. In this case, 
there must be sufficient internal resistance in the body of the MOSFET to cause a voltage 
drop that exceeds the source-body junction potential [2, 5]. Since the turn-on voltage of a 
forward biased pn junction exhibits a negative temperature coefficient, the likelihood of 
parasitic bipolar failure increases with temperature. The second failure mechanism is related 
to the rise of the MOSFET’s junction temperature. As the temperature of the semiconductor 
increases, the intrinsic carrier concentration increases as a result of the reduced energy 
bandgap. The temperature at which the intrinsic carrier concentration is equal to the 
background doping is the intrinsic temperature limit of the semiconductor. If the temperature 
rise resulting from the avalanche pulse exceeds this intrinsic temperature limit, the MOSFET 
will be thermally destroyed. This failure mechanism is associated with high avalanche 
currents as well as long avalanche durations (large inductances).  
 For applications that are avalanched repetitively as part of the application requirement, 
power MOSFET manufacturers usually ensure that the avalanche power densities and 
durations are within the safe operating area (SOA) of the MOSFET [2, 3, 9, 10]. The 
MOSFET SOA is the range of avalanche power densities and durations that the device can 
sustain without destruction. However, in repetitive avalanche applications, other potential 
failure mechanisms are introduced as avalanche pulses, although within the MOSFET SOA, 
repetitively dissipate power through the MOSFET. Hot-carrier injection (HCI) into the gate 
dielectric is a well known short-channel effect in deep submicrometer complementary metal 
oxide on semiconductor (CMOS) technology [11, 12] as well as power MOSFETs [13-15]. 
HCI has become a major reliability concern in short channel CMOS devices since terminal 
voltages have not scaled as rapidly as the MOSFET’s lateral dimensions. As a consequence, 
there has been an increase in the internal electric fields between the terminals of the MOSFET 
[16]. These high electric fields energize the carriers sufficiently to scale the silicon/oxide 
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energy barrier and generate oxide trapped charges as well as interface trap charges [17]. 
Impact ionization (through which avalanche conduction is enabled) generates electron-hole 
pairs in the channel which become hot carriers that can be injected into the gate dielectric [14]. 
Depending on the gate voltage, the hot carriers can either be electrons or holes. Also, the 
injection of the hot carriers into the gate dielectric breaks the Si-H bond thereby leaving 
behind interface traps which increase channel resistance through additional carrier scattering 
[18]. Although power MOSFETs have much thicker gate dielectrics and larger physical 
dimensions compared with advanced CMOS devices, the significantly higher breakdown and 
gate voltages means that comparable electric fields are generated in power MOSFETs. Trench 
MOSFETs are known to have lower on-state resistances (RDSON) than vertical DMOS devices 
because higher channel densities can be achieved [19-24]. However, gate oxide layers 
thermally grown along the trench walls increase the susceptibility of the gate dielectric in 
trench MOSFETs to HCI since there is more exposure to the channel current compared with 
the gate dielectrics in vertical DMOS devices [1]. A trench power MOSFET conducting in the 
avalanche mode will experience high electric fields at the drain end of the channel near the 
bottom of the trench; hence HCI is critical for repetitively avalanched trench MOSFETs. One 
of the main effects of HCI is to increase or decrease the threshold voltage (VGSTX) of the 
MOSFET depending on whether it is hot-electron or hot-hole trapping. Other effects may be 
the increase in subthreshold slope and RDSON. Like negative-bias-temperature-instability 
(NBTI) in pMOSFETs, the change in these electrical parameters over the lifetime of the 
application poses risks against the long–term reliability of automotive power MOSFETs. 
 In this paper, the ruggedness performance of power MOSFETs is assessed by 
monitoring the change of the MOSFET’s electrical parameters over tens of millions of cycles 
of repetitive avalanche for different avalanche currents at a mounting base temperature (TMB) 
of 150 °C. A TMB of 150 °C is chosen because power MOSFETs qualified for automotive 
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applications are typically operated at such temperatures [2]. Experimental data shows that the 
relationship between the change in threshold voltage (∆VGSTX) and the number of avalanche 
cycles (N) is a power law. The power law model is similar to threshold voltage shift due to 
hot-carrier degradation with stress time [18, 25] and NBTI. This power law model can be used 
to predict the VGSTX reduction of the power MOSFET over its lifetime in the application. The 
impact of the cell pitch on the performance of power MOSFETs is also investigated by 
assessing the change of the electrical parameters as a function of N for 4 µm and 2.5 µm cell 
pitch 30 V rated MOSFETs. The next section of the paper describes the MOSFET fabrication 
and the repetitive avalanche experiment set-up. Section III discusses the experimental results 
and analysis whereas section IV concludes the paper. 
 
II.  DEVICE FABRICATION AND EXPERIMENTAL SET-UP 
 The MOSFETs under investigation are automotive grade devices rated to 20 V and 30 
V source-drain breakdown voltage (BVDSS).  21 mm
2
 active area MOSFETs with 2.5 µm and 4 
µm cell pitch and 76 nm thick gate oxides are fabricated with 1.5 µm trench depth and room 
temperature VGSTX centered at 3.5 V and RDSON at 2 mΩ. The cross-sectional SEM image of a 
typical device is shown in Fig. 1 with the source metal, trench, TEOS passivation, silicon epi-
layer and polysilicon gate labeled. The MOSFETs are packaged in standard TO-220 packages 
comprising of 3 source wires, 1 gate wire and the drain connected to the lead frame.  
A custom-built avalanche test equipment is used for repetitive ruggedness testing. Fig. 
2(a) shows a picture of the equipment and Fig. 2(b) shows the circuit diagram. The test 
equipment is capable of testing 16 devices simultaneously. The equipment comprises of 3 
high voltage charging MOSFETs (BVDSS of 100 V) connected in parallel to the power supply 
through the avalanche inductor. The device under test (DUT) is connected in parallel with the 
high voltage MOSFETs to the power supply through the inductor. High voltage MOSFETs 
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are used to charge the inductor so as to ensure that the DUT is avalanched alone since the 
MOSFET with the lower BVDSS always enters avalanche first i.e. an avalanche current always 
flow through the MOSFET with the lowest BVDSS. The gate terminals of the 100 V charging 
MOSFETs are connected to a pulse generator whereas the gate of the DUT is grounded as 
shown in the circuit diagram of Fig 2(b). The period of the pulse generator is used to 
modulate the mounting base temperature (TMB) at which the MOSFET is tested and is varied 
until TMB is 150 °C. The magnitude of the voltage pulse is used to set the avalanche current 
which will be proportional to the gate drive in the charging MOSFETs whereas the avalanche 
inductor is used to set the avalanche duration. When the input voltage of the pulse generator is 
high, the 100 V MOSFETs conduct current hence charging the inductor and when it is low, 
the inductor dissipates the energy into the DUT which is driven into avalanche.  Since the gate 
of the DUT is grounded, the MOSFET never switches on and hence only conducts in 
avalanche. Fig. 3 illustrates the typical avalanche behavior of one of the DUTs by showing IAV 
and VDS as functions of time. The amount of time the MOSFET spends in avalanche 
(avalanche duration, tAV) will depend on the value of the inductor, the avalanche current and 
the BVDSS rating of the DUT. The avalanche duration in Fig. 3 is approximately 100 µs, the 
peak IAV is 160 A and the measured BVDSS averages at 25 V. There is an increase in BVDSS as 
the current reduces within the first 25 µs because of the positive temperature coefficient of 
BVDSS due to avalanche mean-free-path reduction from increased phonon scattering caused by 
rising temperature.  
 
III. RESULTS AND DISCUSSION 
 The two types of defects generated by HCI are interface state defects and fixed oxide 
charge defects [26, 27].  The electrical impact of increased interface trap generation due to 
repetitive avalanche would be an increase in the subthreshold slope as a result of increased 
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interface trap capacitance [26]. Another impact of increased interface state generation would 
be increased on-state resistance (RDSON) as a result of reduced effective carrier mobility due to 
increased scattering. On the other hand, the electrical impact of increased fixed oxide charge 
would a shift in VGSTX in a direction dependent on the polarity of the trapped charge [26]. The 
traps in the gate oxide could be due pre-existing traps or traps created by the charged carriers. 
Fig. 4(a) shows the measured VGSTX as a function of the number of avalanche cycles (N) for 
the 4 µm cell pitch 20 V rated trench MOSFETs. The ruggedness experiment is performed on 
16 MOSFETs which show an average of 21% reduction in VGSTX after 100 million cycles of 
repetitive avalanche thereby indicating positive charge injection into the gate oxide. The VGSTX  
reduction is due to hot-hole injection into the gate dielectric during impact ionization. Since 
the MOSFET gate is grounded (VGS=0 V) in repetitive avalanche mode conduction, electrons 
generated from impact ionization are swept into the drain by the electric field whereas the 
holes generated from impact ionization are injected either into the gate oxide, can cause 
parasitic bipolar latch-up and/or recombine in the body of the MOSFET (in a MOSFET with a 
separate body contact, the holes will flow out as substrate current). If the hole current 
resulting from impact ionization is large enough, the MOSFET would undergo bipolar 
thermal runaway in a single pulse of UIS, hence the SOA on the MOSFET’s datasheet would 
reflect the limitations of the device. The observation of hot-hole injection is in agreement with 
the work of Doyle et al [26, 27] which showed that hole injection dominates the degradation 
mechanism at low gate voltages (VGS) whereas electron injection dominates the degradation 
mechanism at high gate voltages. For power MOSFETs, this translates to hot-hole injection 
being the active degradation mechanism during avalanche operation (VGS=0 V and 
VDS=BVDSS) and hot-electron degradation being the active degradation mechanism during 
linear mode operation (VGS and VDS = High). Fig. 4(b) shows the log-log plot of the average 
threshold voltage shift (∆VGSTX) as a function of the number of avalanche cycles where it can 
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be seen that the characteristic is a straight line thereby indicating a power law relationship. 
The average VGSTX has been taken in Fig. 4(b) which shows that the VGSTX  reduction during 
repetitive avalanche can be expressed by the following equation. 
 
n
GSTX NAV           (1) 
 
where A and n are empirical parameters that are dependent on testing conditions and 
MOSFET technology. In Fig. 4(b), A is 1.89 x 10
-13
 and n is 1.5. 
Fig. 5 shows the RDSON as a function of N for the same MOSFETs where it can be seen 
that there is a 20% increase in RDSON. To check if the increased RDSON  is due to interface state 
generation resulting from hot-hole injection, the subthreshold slope is also monitored. The 
subthreshold slope can be calculated by  
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KB is the Boltzmann’s constant, m is the body factor, T is the temperature, q is the electronic 
charge, tOX is the oxide thickness, εOX is the dielectric constant of the gate dielectric, NA is the 
body doping, ni is the intrinsic carrier concentration of silicon, εSi is the dielectric constant of 
silicon, ФS is the surface potential of the MOSFET and Dit is the density of interface traps. Fig. 
6 shows the subthreshold slope as a function of N where it can be seen that the subthreshold 
slope is stable through out the UIS experiment. For an ideal power MOSFET with 76 nm gate 
oxide, body doping of 2 × 10
17
 cm
-3
 and no interface trap density (Dit=0 cm
-2
·eV
-1
), m is 4.2 
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and the subthreshold slope will be 215 mV/dec. However, typical MOSFETs with thermally 
grown oxides have Dit values between 1 × 10
10
 cm
-2
·eV
-1
and 1 × 10
12
 cm
-2
·eV
-1
. For the power 
MOSFETs under investigation with subthreshold slopes between 240 and 300 mV/dec, Dit 
values between 1.2 × 10
11
 cm
-2
·eV
-1
and 4.2 × 10
11
 cm
-2
·eV
-1 
are required to match the 
calculated subthreshold slope to the measured subthreshold slope. However, the important 
observation in Fig. 6 is that subthreshold slope and Dit are constant over avalanche cycling 
hence the increase in RDSON is not due to increased interface trap density resulting from hot-
hole injection. Doyle et al demonstrated that the bias conditions for maximum interface state 
generation is VGS=0.5·VDS, because both hot-electron and hot-hole injection occur at this point 
[26, 27] which is also the point of maximum substrate current. These results, which are in 
agreement with [26, 27], show that interface state generation is not an active degradation 
mechanism in avalanche mode operation. Examination of the tested MOSFETs after de-
capping revealed that degradation of the source metal and the wire-bond interface with the 
source metal due to thermal fatigue was responsible for the increased RDSON. The temperature 
cycling resulting from repetitive avalanche imposes thermo-mechanical stresses on the wire-
bonds that degrades the contact resistance which is a component of the MOSFETs RDSON [28, 
29]. 
 Repetitive UIS is performed at different avalanche currents so as to investigate the 
impact of IAV on the VGSTX shifts. The experiments are performed with IAV of 160 A and 225 A 
at a TMB of 150 °C. Fig. 7 shows the log-log plot where it can be seen that A is 1.9 x 10
-13
 and 
2.5 x 10
-13
 for IAV of 160 A and 225 A respectively. It is expected that an increase in avalanche 
current would accelerate the change in VGSTX since higher IAV will cause more impact 
ionization and hence, more hot-hole injection. It can be seen from Fig. 7 that the power law 
pre-factor (A) increases approximately linearly with the avalanche current i.e. as the 
avalanche current is increased by 40%, A increases by 30%. The fundamental theory of HCI 
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can explain the relationship between A and IAV and why ΔVGSTX is accelerated by increased IAV. 
The “lucky-electron” model introduced by Hu et al [30] describes the probability of an 
electron being injected into the gate dielectric as a combination of different probabilities. 
These are the probability of the electron gaining sufficient energy from the electric field to 
scale the oxide potential barrier, the probability that the electron is re-directed to the Si/SiO2 
interface by a phonon scattering event, the probability that the electron does not undergo any 
inelastic collision between the point of re-direction and Si/SiO2 interface and the probability 
that the electron is not scattered by the image potential well in the oxide [30, 31]. Using the 
“lucky-electron” model, the rate of supply of hot electrons into the gate dielectric and the 
substrate current was shown to be proportional to ID·exp(-ФB/qλEm) and ID·exp(-Фi/qλEm) 
respectively where ID is the drain current, ФB is the barrier energy at the Si/SiO2 interface, Фi 
is the minimum energy for impact ionization, λ is the hot-electron mean free path and Em is 
the maximum channel electric field [31]. It can be seen from the equations that both the rate 
of carrier injection into the gate dielectric and the substrate current depend on the 
concentration of carriers in the channel i.e. the avalanche current. This is in agreement with 
the experimental observation that the power law pre-factor is proportional to the avalanche 
current i.e. the rate of ΔVGSTX shifting is proportional to the avalanche current. 
The impact of the cell pitch on HCI during repetitive UIS is investigated by avalanche 
cycling 4 µm and 2.5 µm cell pitch 30 V rated MOSFETs. The results of the experiments are 
illustrated in Fig. 8 where the ∆VGSTX is shown as a function of N for the different cell pitch 
devices. It can be seen from the results in Fig. 8 that the smaller cell-pitch MOSFETs exhibit 
better VGSTX stability. This is due lower avalanche current per unit cell in the smaller cell pitch 
devices which according to the “lucky-electron” model reduces HCI because the rate of 
charged carrier supply into the gate dielectric is proportional to the current in the channel. 
Since power MOSFETs are essentially many trench FETs connected in parallel to common 
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terminals, reducing the cell pitch is in essence, adding more FETs into the same silicon area. 
A 2.5 µm cell pitch power MOSFET has 37.5% more trench FETs than a 4 µm cell pitch 
power MOSFET, hence will be more resistant to ∆VGSTX shifting under the same avalanche 
current since increasing the channel density by 37.5% has the same effect as reducing the 
current per unit channel by the same amount. As in the case of Fig. 7 where the power law 
pre-factor (A) responded linearly to a change in avalanche current, A in this experiment 
responded linearly to the change in the MOSFET’s cell pitch. As the cell pitch is reduced 
from 4 µm to 2.5 µm (channel density is increased by 37.5%), A is reduced by 40% from 1.94 
x 10
-6
 to 0.95 x 10
-6
. Hence, cell pitch scaling is recommended for MOSFETs that are to be 
repetitively avalanched in automotive applications. 
The IDSS is also monitored as a function of avalanche cycling for the 4 µm and 2.5 µm 
cell pitch MOSFETs. Fig. 9 shows the IDSS as a function of N where it can be seen that the 
smaller cell pitch device exhibits over 100% more leakage on average. This is due to the 
higher channel density, hence more leakage paths as the cell pitch is reduced.  After 240 
million cycles, IDSS increased by 100% and 160% for the 4 µm and 2.5 µm cell pitch 
MOSFETs respectively. Hence, not only does the smaller cell pitch device exhibit more drain 
leakage, but the drain leakage appears to be more sensitive to avalanche cycling.  
The RDSON is also monitored as a function of avalanche cycling. Fig. 10 shows the 
RDSON as a function of N where it can be seen that the 2.5 µm cell pitch MOSFET exhibited 
25% smaller RDSON compared with the 4 µm cell pitch MOSFET. The smaller RDSON with the 
smaller cell pitch device is expected since there are more source-drain conduction paths in the 
same area of silicon as the cell pitch is reduced. However Fig. 10 shows that RDSON is less 
sensitive to avalanche cycling in the 2.5 µm cell pitch MOSFET i.e. the RDSON after 240 
million cycles increased by 13% and 2% for the 4 µm and 2.5 µm cell pitch MOSFETs 
respectively. The better RDSON stability with the smaller cell pitch device is attributed to better 
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current distribution, hence, better heat distribution along the surface of the die. This better 
heat distribution possibly lessens the thermo-mechanical stress from temperature excursions 
that degrade the contact resistance between with the aluminum source metal and the bond 
wires. Hence, the 2.5 µm cell pitch MOSFETs exhibit better RDSON stability but worse IDSS 
stability in comparison to the 4 µm cell pitch MOSFETs.  
The subthreshold slopes of the 2.5 µm and 4 µm cell pitch MOSFETs are also 
compared. Fig. 11 shows the measured subthreshold slopes at the different intervals of 
repetitive UIS. Both MOSFETs show subthreshold slope stability during repetitive UIS 
however the 2.5 µm cell pitch MOSFET exhibits 20% less subthreshold slope. This can be 
attributed to a higher gate capacitance since there are more trench-FETs in the smaller cell 
pitch device.  
 
IV. SUMMARY 
It has been shown that hot-hole injection into the gate dielectric is responsible for the 
reduction of the threshold voltage during repetitive UIS. Impact ionization at the drain end of 
the channel during avalanche cycling creates electron-hole pairs which become hot carriers 
that can gain sufficient energy to scale the Si/SiO2 potential barrier. Since the gate is 
grounded, the effective field in the oxide at the drain end of the channel encourages hole 
injection into the gate dielectric while electrons are swept into the drain. The relationship 
between the change in the threshold voltage and the number of avalanche cycles has been 
shown to be a power law relationship similar to the NBTI and hot-carrier degradation stress 
models. Experimental repetitive UIS measurements with different avalanche currents show 
that the rate of reduction in the threshold voltage is proportional to the avalanche current 
which agrees with the predictions of the “lucky-electron” model. The results show that the 
pre-factor in the power law relation responds linearly to changes in the avalanche current. The 
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increase in the on-state resistance observed is due to electro-thermo-mechanical stresses in the 
wire-bonds which result from temperature excursions that increase the contact resistance by 
causing thermal fatigue. The subthreshold slope is also monitored during the repetitive UIS 
experiments and is shown to be stable thereby indicating that interface trap density is not 
increased during hot-hole injection. This is in agreement with previous studies which have 
shown that the conditions for increased interface states require VGS=0.5VDS where there is 
injection of hot-electrons and holes (and is also the point of maximum substrate current). 
Repetitive UIS experiments were performed on 4 µm and 2.5 µm cell pitch 30 V MOSFETs 
which showed that smaller cell pitch devices exhibit better threshold voltage stability. The 
better threshold voltage stability of the smaller cell pitch devices is due to reduced avalanche 
current per unit cell, which according to the “lucky-electron” model results in less HCI. The 
results show that the power law pre-factor also responds linearly to changes in the cell pitch 
(37.5% reduction in cell pitch caused 40% reduction in avalanche pre-factor) and that 
reducing the cell pitch has the same effect as reducing the avalanche current. The 2.5 µm cell 
pitch MOSFET also exhibited 25% improved RDSON with better RDSON stability and 20% 
improved subthreshold slope although with 100% higher IDSS and worse IDSS stability. 
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Fig. 1. Cross-sectional SEM of the power MOSFET showing 2 trenches, gate poly, source 
metal and TEOS passivation.  
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Fig. 2(a). The custom-built repetitive avalanche test equipment capable of testing 16 
MOSFETs simultaneously.  
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Fig. 2(b). The circuit diagram of the custom-built repetitive avalanche test equipment showing 
the power supply, pulse generator, high BVDSS charging MOSFETs, the avalanche inductor and 
the DUT.  
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Fig. 3. The drain-source avalanche current and drain source voltage shown as functions of the 
avalanche time. As the avalanche current flows through, the drain-source voltage rises to the 
BVDSS until the current reaches zero. The avalanche duration is determined by the avalanche 
current, MOSFET BVDSS and the magnitude of inductance. 
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Fig. 4(a). The VGSTX of the MOSFETs shown as functions of the number of avalanche cycles 
for the 4 µm cell pitch trench devices tested under repetitive UIS. The sample set of devices 
shows an initial VGSTX ranging from 3.2 V to 4 V with a uniform decrease in VGSTX of about 
21% after 100 million cycles. 
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Fig. 4(b). The log-log plot of the average threshold voltage shift as a function of the number 
of avalanche cycles showing the power law relationship.  
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Fig. 5. The RDSON of the MOSFETs shown as functions of the number of avalanche cycles for 
the 4 µm cell pitch trench devices tested under repetitive UIS. The increase in RDSON is an 
average of 20% for the MOSFETs and is due to degraded contact resistance between the 
aluminum source metal and the source wire bonds. 
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Fig. 6. The measured subthreshold slopes of the MOSFETs at different stages of the avalanche 
cycling experiment. The stability of the subthreshold slope shows that interface trap 
generation resulting from HCI is not an active degradation mechanism in repetitive UIS.  
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Fig. 7. The log-log plot showing the power law relationship between the change in threshold 
voltage (ΔVGSTX) and the number of avalanche cycles. A 40% increase in the avalanche current 
resulted in a 30% increase in the power law pre-factor. 
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Fig. 8. The log-log plot showing the power law relationship between ΔVGSTX and the number 
of avalanche cycles for the 4 µm and 2.5 µm cell pitch trench devices tested under repetitive 
UIS. A 37.5% increase in channel density resulted in a 40% decrease in the power law pre-
factor. 
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Fig. 9. The IDSS of the MOSFETs shown as functions of the number of avalanche cycles for 
the 4 µm and 2.5 µm cell pitch trench devices tested under repetitive UIS. The 2.5 µm cell 
pitch devices exhibit 100% higher due to the greater channel density hence more source-drain 
conductive paths. 
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Fig. 10. The RDSON of the MOSFETs shown as functions of the number of avalanche cycles 
for the 4 µm and 2.5 µm cell pitch trench devices tested under repetitive UIS. The 2.5 µm cell 
pitch devices show 25% improvement in RDSON and better RDSON stability over the number of 
avalanche cycles. 
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Fig. 11. The subthreshold slopes of the 4 µm and 2.5 µm cell pitch MOSFETs showing 25% 
improvement in the smaller cell pitch device. This improvement is due to higher gate 
capacitance from higher channel density and also possibly more fully depleted channels. The 
stability of the subthreshold slope indicates that interface trap generation is not an active 
degradation mechanism during repetitive UIS. 
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Fig. 1. Cross-sectional SEM showing the trenches, gate poly, source metal and TEOS 
passivation.  
 
Fig. 2(a). The custom-built repetitive avalanche test equipment capable of testing 16 
MOSFETs simultaneously.  
 
Fig. 2(b). The circuit diagram of the custom-built repetitive avalanche test equipment showing 
the power supply, pulse generator, high BVDSS charging MOSFETs, the avalanche inductor and 
the DUT.  
 
Fig. 3. The drain-source avalanche current and drain source voltage shown as functions of the 
avalanche time. As the avalanche current flows through, the drain-source voltage rises to the 
BVDSS until the current reaches zero.  
 
Fig. 4(a). The VGSTX of the MOSFETs shown as functions of the number of avalanche cycles 
for the 4 µm cell pitch trench devices tested under repetitive UIS. The sample set of devices 
shows an initial VGSTX ranging from 3.2 V to 4 V with a uniform decrease in VGSTX of about 
20% after 100 million cycles. 
 
Fig. 4(b). The log-log plot of the average threshold voltage shift as a function of the number 
of avalanche cycles showing the power law relationship.  
 
Fig. 5. The RDSON of the MOSFETs shown as functions of the number of avalanche cycles for 
the 4 µm cell pitch trench devices tested under repetitive UIS. The increase in RDSON is an 
average of 20% for the MOSFETs and is due to degraded contact resistance between the 
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aluminum source metal and the source wire bonds. 
 
Fig. 6. The measured subthreshold slopes of the MOSFETs at different stages of the avalanche 
cycling experiment. The stability of the subthreshold slope shows that interface trap 
generation resulting from HCI is not an active degradation mechanism in repetitive UIS.  
 
Fig. 7. The log-log plot showing the power law relationship between the change in threshold 
voltage (ΔVGSTX) and the number of avalanche cycles. A 40% increase in the avalanche current 
resulted in a 30% increase in the power law pre-factor. 
 
Fig. 8. The log-log plot showing the power law relationship between ΔVGSTX and the number 
of avalanche cycles for the 4 µm and 2.5 µm cell pitch trench devices tested under repetitive 
UIS. A 37.5% increase in channel density resulted in a 40% decrease in the power law pre-
factor. 
 
Fig. 9. The IDSS of the MOSFETs shown as functions of the number of avalanche cycles for 
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Fig. 10. The RDSON of the MOSFETs shown as functions of the number of avalanche cycles 
for the 4 µm and 2.5 µm cell pitch trench devices tested under repetitive UIS. The 2.5 µm cell 
pitch devices show 25% improvement in RDSON and better RDSON stability over the number of 
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Fig. 11. The subthreshold slopes of the 4 µm and 2.5 µm cell pitch MOSFETs showing 25% 
improvement in the smaller cell pitch device. This improvement is due to higher gate 
capacitance from higher channel density and also possibly more fully depleted channels. The 
stability of the subthreshold slope indicates that interface trap generation is not an active 
degradation mechanism during repetitive UIS. 
 
 
